In order to achieve extremely high densities on a nonvolatile memory (NVM) die (\>100 Gbit cm^--2^), resistance switches, or memristors, need to be connected together in large arrays to amortize the silicon circuitry utilized to address, write, and read individual bits.[1](#adma201503604-bib-0001){ref-type="ref"}, [2](#adma201503604-bib-0002){ref-type="ref"}, [3](#adma201503604-bib-0003){ref-type="ref"} Although individual devices with sub‐10 nm feature sizes and promising switching characteristics have been demonstrated,[3](#adma201503604-bib-0003){ref-type="ref"}, [4](#adma201503604-bib-0004){ref-type="ref"} the leakage current through unselected devices during WRITE and/or READ operations limits the size of the array and thus the bit density of a NVM die. Thus, unless the memristor itself has a large intrinsic nonlinear current--voltage (*i--v*) response, some type of selector is required in series with the switch in a memory cell to form the so‐called 1S1R configuration. For unipolar devices, the selector can be a diode, but for bipolar memristors, the selector needs to have a large and roughly symmetric *i--v* nonlinearity in order to block current flow in either direction at low voltage magnitudes while allowing a much larger (e.g., \>100×) current at higher voltages. Therefore, two‐terminal selectors with a scalability comparable to that of memristors are essential to realize the large array sizes needed to be competitive with the bit densities of alternate NVM technologies.[2](#adma201503604-bib-0002){ref-type="ref"}, [3](#adma201503604-bib-0003){ref-type="ref"}, [5](#adma201503604-bib-0005){ref-type="ref"}, [6](#adma201503604-bib-0006){ref-type="ref"}, [7](#adma201503604-bib-0007){ref-type="ref"}, [8](#adma201503604-bib-0008){ref-type="ref"}, [9](#adma201503604-bib-0009){ref-type="ref"}, [10](#adma201503604-bib-0010){ref-type="ref"}, [11](#adma201503604-bib-0011){ref-type="ref"}, [12](#adma201503604-bib-0012){ref-type="ref"}, [13](#adma201503604-bib-0013){ref-type="ref"} Accordingly, a significant effort has recently introduced a variety of new selectors, including an Ovonic threshold switch,[11](#adma201503604-bib-0011){ref-type="ref"}, [14](#adma201503604-bib-0014){ref-type="ref"} a mixed ionic--electronic conductor,[9](#adma201503604-bib-0009){ref-type="ref"} an insulator--metal‐transition[5](#adma201503604-bib-0005){ref-type="ref"}, [15](#adma201503604-bib-0015){ref-type="ref"}, [16](#adma201503604-bib-0016){ref-type="ref"} selector, tunneling devices,[12](#adma201503604-bib-0012){ref-type="ref"}, [17](#adma201503604-bib-0017){ref-type="ref"}, [18](#adma201503604-bib-0018){ref-type="ref"}, [19](#adma201503604-bib-0019){ref-type="ref"}, [20](#adma201503604-bib-0020){ref-type="ref"} and others.[6](#adma201503604-bib-0006){ref-type="ref"}, [13](#adma201503604-bib-0013){ref-type="ref"}

Among these selectors, tunnel barriers are especially promising because of their high durability and intrinsic speed. The endurance of a selector needs to be significantly greater than that of its companion memristor because the selector should be turned ON not only for every memristor programming event but also for every READ operation. Reproducibility of their *i--v* characteristics is required to enable consistent switching from cycle to cycle and minimize variability in the READ signal. In principle, tunnel selectors possess other advantages, such as well‐understood physical mechanisms and accurate mathematical modeling, low (possibly no) temperature dependence of resistance and low energy consumption (no Joule heating required).

Despite the advantages of tunneling, the *i--v* nonlinearity of a single‐layer barrier of any commonly available material is usually insufficient for selector applications. Likharev proposed and demonstrated theoretically that a graded or crested tunnel barrier could be engineered to enhance the nonlinearity.[21](#adma201503604-bib-0021){ref-type="ref"} Simulations have been used to show that a simple trilayer structure consisting of a dielectric with a smaller electron affinity (usually larger bandgap) sandwiched between two other dielectric layers with a larger electron affinity (usually smaller bandgap) can yield a very large nonlinearity.[21](#adma201503604-bib-0021){ref-type="ref"}, [22](#adma201503604-bib-0022){ref-type="ref"} A high nonlinearity was observed experimentally in a TaO*~x~*/TiO~2~/TaO*~x~* trilayer structure and attributed to the crested barrier effect.[12](#adma201503604-bib-0012){ref-type="ref"} However, the electron affinity of the middle layer (TiO~2~, ≈4.1 eV)[12](#adma201503604-bib-0012){ref-type="ref"}, [23](#adma201503604-bib-0023){ref-type="ref"}, [24](#adma201503604-bib-0024){ref-type="ref"} should be larger than that of the outer layers (Ta~2~O~5~, ≈3.2 eV)[12](#adma201503604-bib-0012){ref-type="ref"}, [25](#adma201503604-bib-0025){ref-type="ref"} in this case, which was opposite to the proposed design of a crested barrier.[21](#adma201503604-bib-0021){ref-type="ref"}, [22](#adma201503604-bib-0022){ref-type="ref"} Defects created by the diffusion of Ta into TiO~2~ were assumed to somehow lead to the formation of a crested barrier, but this proposal requires further clarification.[12](#adma201503604-bib-0012){ref-type="ref"} Recently, encouraging *i--v* nonlinearity and current density were obtained from multilayered selector devices inspired by the crested barrier concept, such as *a*‐Si/SiN*~x~*/*a*‐Si and Ta~2~O~5~/TaO*~x~*/TiO~2~ trilayers.[18](#adma201503604-bib-0018){ref-type="ref"}, [20](#adma201503604-bib-0020){ref-type="ref"}, [26](#adma201503604-bib-0026){ref-type="ref"} Therefore, it is of great interest to carefully examine the crested barrier concept by understanding the physics and chemistry of the multilayer and its components, as well as the complicated interfaces and barrier structures.

We have observed a significant increase in *i--v* nonlinearities for a trilayer tunnel barrier (TLTB) compared to a single‐layer dielectric, and demonstrate here the feasibility of integrating a TLTB selector with a typical TaO*~x~* memristor, which normally has a fairly linear *i--v* characteristic, to obtain highly nonlinear integrated cells. **Figure** [**1**](#adma201503604-fig-0001){ref-type="fig"}a shows the quasistatic *i--v* plots of junction devices with different barrier layers: a 27 nm stoichiometric TaN layer, single TaN~1+*x*~ semiconducting layers (5 and 10 nm), and a TLTB stack of TaN~1+*x*~ (3 nm)/Ta~2~O~5~ (2.5 nm)/TaN~1+*x*~ (3 nm). Metallic nitride materials, such as TaN, TiN, and WN, are widely used as contact electrodes in the complementary metal--oxide semiconductor (CMOS) fab. Ta~2~O~5~ is one of the leading memristive materials and also available in the CMOS fab. TaN~1+*x*~ exhibits a transition from metal to insulator with increasing nitrogen content.[27](#adma201503604-bib-0027){ref-type="ref"} The insulator phase has a smaller bandgap (≈2 eV) than Ta~2~O~5~ and a larger electron affinity, which together with its chemical compatibility with the TaN electrode makes TaN~1+*x*~ a natural choice for the outer layers of a crested barrier consisting of Ta~2~O~5~ (larger bandgap and smaller electron affinity) as the middle layer. In order to maintain the chemical integrity of the electrode/barrier interfaces so that the intrinsic properties of the barrier layers could be studied, the inert metal Pt was adopted for both top and bottom electrodes, which were patterned by shadow masks (10 μm × 10 μm in a cross‐point configuration) instead of photolithography and etching to further minimize possible interlayer chemical contamination. The TLTB device exhibited a highly nonlinear *i--v* characteristic, i.e., fairly insulating under low bias (e.g., ≈270 nA at +1 V) and highly conductive at high bias (e.g., ≈3 mA at +2 V). We define the nonlinearity *k* of an *i--v* curve as *k* = *i*(*v* ~op~)/*i*(*v* ~op~/2) for the half‐voltage operation scheme, in which half of the operation voltage *v* ~op~ (applied on the selected cell for reading or writing) drops across all the cells that share a column or row in a crossbar with the selected cell. The *k* value is exactly 2 for a linear *i--v* characteristic (e.g., the stoichiometric and metallic TaN in Figure [1](#adma201503604-fig-0001){ref-type="fig"}a) and is higher for nonlinear *i--v* curves (e.g., the semiconducting layers in Figure [1](#adma201503604-fig-0001){ref-type="fig"}a). According to this definition, the TLTB device exhibits a *k* value of 11,000 at *V* ~op~ = +2 V, while single layers of TaN~1+*x*~ or Ta~2~O~5~ yield *k* values of only 50 or below at *V* ~op~ = +2 V. A higher "operating" voltage on the TLTB selector usually leads to an even larger *k* value, but this voltage should match the operating voltages of the companion memristor and is constrained by the total voltage available from the driving circuitry for a crossbar.

![Single‐layer and trilayer tunnel barriers. a) *i--v* characteristics of two different single TaN~1+*x*~ layer (5 and 10 nm) barriers compared to a trilayer (3 nm TaN~1+*x*~/2.5 nm Ta~2~O~5~/3 nm TaN~1+*x*~) barrier. b) Three trilayer devices with different thickness of each layer: 2/1/2, 3/1/3, and 3/2.5/3 nm (inset) in semilog plot. c) Schematic diagrams of the single and trilayer barrier structures and band diagrams.](ADMA-28-356-g001){#adma201503604-fig-0001}

The thickness dependence of the constituent layers of a TLTB device was examined. The *i--v* curves from three different samples are shown in Figure [1](#adma201503604-fig-0001){ref-type="fig"}b. The samples are identified with the following notation: TaN~1+*x*~ (*a* nm)/Ta~2~O~5~ (*b* nm)/TaN~1+*x*~ (*c* nm), where *a*/*b*/*c* = 2/1/2, 3/1/3, or 3/2.5/3. The resistance and nonlinearity of the TLTB selector are sensitive to the thickness values of both the TaN~1+*x*~ and Ta~2~O~5~ layers. As shown in Figure [1](#adma201503604-fig-0001){ref-type="fig"}a, doubling the single‐layer TaN~1+*x*~ film thickness from 5 to 10 nm only moderately increased the resistance, suggesting that tunneling through the barrier was not the dominant electron transport mechanism in TaN~1+*x*~. Moreover, the *i*--*v* nonlinearities of both the 5 and 10 nm layers remain low (\<50) and insensitive to the barrier layer thickness. In contrast (Figure [1](#adma201503604-fig-0001){ref-type="fig"}b), the *k* value of the TLTB devices increased dramatically to 580 (*V* ~op~ = +1.9 V) in the 2/1/2 device and 1650 (*V* ~op~ = +2 V) in the 3/1/3 device by inserting a 1 nm layer of Ta~2~O~5~ into the TaN~1+*x*~ films. In the TLTB devices, a greater TaN~1+*x*~ thickness increased not only the device resistance but also the nonlinearity. In addition, the *k* value was increased almost another order of magnitude to 11 000 by increasing the thickness of theTa~2~O~5~ layer in the 3/2.5/3 device. The band diagrams of the single barrier and TLTB devices are illustrated schematically in Figure [1](#adma201503604-fig-0001){ref-type="fig"}c, and will be discussed in more detail below.

A TLTB selector was electrically connected to a discrete TaO*~x~* memristor microdevice to evaluate the behavior of a combined 1S1R memory cell, as illustrated in **Figure** [**2**](#adma201503604-fig-0002){ref-type="fig"}a. Compared with the integrated cell to be shown later, this configuration allowed measurement of each component of the 1S1R cell separately to characterize their isolated behavior and then understand how they interact when connected in series. Figure [2](#adma201503604-fig-0002){ref-type="fig"}b shows the measured *i--v* curves of the memristor, selector, and the 1S1R cell. The selector used for this experiment had a *k* value of ≈1300 at *V* ~read~ = +2 V (black curve), which was selected for the demonstration because it provided voltage and current levels that best matched (among our existing TLTB selectors) the switching voltage and current of the TaO*~x~* memristor. The TaO*~x~* device displayed a linear *i--v* in the ON state. As can be seen from the *i*--*v* curves of the combined cell (blue curve), the selector limited the device current flow within the low bias voltage range (\<1 V) while at high bias (\>1 V) the selector was so conductive that the OFF state of the memristor limited the current (if the memristor was in its OFF state). The 1S1R cell switched ON at ≈+2.3 V. For RESET, a relatively high negative bias of ≈--5 V was needed to switch the 1S1R cell, because most of the applied voltage dropped across the selector and the wire until the memristor is switched nearly in its OFF state.

![A 1S1R cell built by externally wiring a trilayer selector and a discrete TaO*~x~* memristor. a) The circuit diagram of the memristor (left) connected with a trilayer selector (right). b) *i--v* curves of the individual elements (red and black) and the combined 1S1R cell (blue). c) Open loop electrical pulse switching of the combined 1S1R device up to 100 million cycles.](ADMA-28-356-g002){#adma201503604-fig-0002}

The switching characteristics of the cell were examined by programming and reading open loop with sequential SET, READ, RESET, and READ electrical pulses for 100 million cycles, as shown in Figure [2](#adma201503604-fig-0002){ref-type="fig"}. Voltage pulses of +3.6 and --7 V were used for SET and RESET, respectively. Pulses of +2 and +1 V were consecutively applied for READ operations. All of the pulse widths were 2 μs, which was the shortest pulse duration in the purpose‐built measurement system. The noise and other variability in the ON and OFF currents were much smaller than the difference between the two currents, making reading of the state very reliable. Because of the large cell *k* value of ≈1000, the leakage current levels for the ON and OFF states were both very low and barely distinguishable at half the READ voltage (1 V), showing that, in principle, such a system could support a large array of cells. In addition to providing nonlinearity for the cell, the selector acted as an internal regulator to dynamically adjust the electrical bias on the memristor and prevent runaway conductance changes during programming, which may have significantly contributed to the low cycle to cycle variability observed in Figure [2](#adma201503604-fig-0002){ref-type="fig"}c. Prevention of capacitive charging currents and thermal disturbances from the circuits and neighboring memristors could be an advantage for this tunnel‐based selector in a large array.[7](#adma201503604-bib-0007){ref-type="ref"}, [28](#adma201503604-bib-0028){ref-type="ref"}, [29](#adma201503604-bib-0029){ref-type="ref"}

To further understand the TLTB devices, we performed detailed physical and electrical characterization of the individual layers and multilayered structures. The TaN~1+*x*~ films were grown by atomic layer deposition (ALD) using an N‐containing Ta metal organic precursor and an N~2~:H~2~ gas mixture (see the Experimental Section). As shown in Figure S1 (Supporting Information), results from X‐ray diffraction and transmission electron microscope measurements revealed that the hypostoichiometric TaN~1+*x*~ film was amorphous. In contrast, stoichiometric TaN films grown by ALD using the same Ta precursor but NH~3~ gas (see the Experimental Section) were crystalline. Although the detailed chemical reactions of Ta precursor molecules with NH~3~ (75% of H~2~) plasma or mixed N~2~:H~2~ (2% of H~2~) plasma are not known, plasma‐activated hydrogen radicals have been reported to serve as an efficient reducing agent for the metal organic precursors.[30](#adma201503604-bib-0030){ref-type="ref"}, [31](#adma201503604-bib-0031){ref-type="ref"} The Ta precursors in these experiments contained amine groups, which can either form a stoichiometric TaN film after being reduced by abundant hydrogen radicals (e.g., in NH~3~ plasma) or form a hypostoichiometric TaN~1+*x*~ when hydrogen radicals are more scarce (e.g., in the N~2~: 2% H~2~ plasma).[30](#adma201503604-bib-0030){ref-type="ref"}, [31](#adma201503604-bib-0031){ref-type="ref"}, [32](#adma201503604-bib-0032){ref-type="ref"}, [33](#adma201503604-bib-0033){ref-type="ref"} X‐ray photoelectron spectroscopy measurements on the ALD films indicated that the TaN film using NH~3~ plasma had a higher carbon impurity, which may also contribute to the conductivity of this nitride film by forming some Ta carbide inclusion in it. It was reported that Ta carbide has a much lower resistivity (≈20 μΩ cm) compared to that of TaN (≈250 μΩ cm) or Ta~2~N. Decomposition of Ta precursors with a high plasma power may facilitate the formation of Ta--C rather than Ta--N compounds.[34](#adma201503604-bib-0034){ref-type="ref"} The indirect optical bandgap of a TaN~1+*x*~ film was determined by UV--vis absorption measurements to be about 2 eV (Figure S2, Supporting Information), close to reported values for Ta~3~N~5~ films.[32](#adma201503604-bib-0032){ref-type="ref"}, [35](#adma201503604-bib-0035){ref-type="ref"} The bandgap of the ALD Ta~2~O~5~ film was determined to be about 4.1 eV, much higher than that of the TaN~1+*x*~ films. The *i--v* curves for devices made using a single‐layer barrier composed of the ALD Ta nitride films revealed essentially linear behavior consistent with stoichiometric TaN whereas devices incorporating the TaN~1+*x*~ films exhibited a nonlinear semiconducting behavior that is similar to that observed from a sputter‐grown Ta~3~N~5~ barrier (Figure S3, Supporting Information). The impact of N content and crystallinity of the TaN~1+*x*~ film was also investigated. A higher N content and crystallinity enhanced the nonlinearity of TaN~1+*x*~ film (Figure S3, Supporting Information).

Temperature‐dependent *i*--*v* curves provide more information on the electron transport mechanisms of the single barrier and TLTB elements, as shown in **Figure** [**3**](#adma201503604-fig-0003){ref-type="fig"}. Interestingly, the element with the thicker barrier (7 nm TLTB) showed a weaker temperature dependence than that of the element with the thinner barrier (single 5 nm TaN~1+*x*~ layer). As shown in Figure [3](#adma201503604-fig-0003){ref-type="fig"}c, the conduction data for the Pt/5 nm TaN~1+*x*~/Pt device are consistent with the Schottky emission model, yielding a Schottky barrier height of about 0.6 eV from the *y*‐intercept of the extrapolated data and a high‐frequency dielectric constant of about 3.4 from the slope of the curve measured at room temperature (300 K). Here, the net current density (*J\**) was determined by factoring out the backward current under the applied potential, $\frac{J}{1\, - \,\exp\left( {- \frac{qV}{k_{b}T}} \right)}$, and a correction factor (*λ* = 0.5) for the Richardson constant (*A* ~R~) was used in determining the Schottky barrier height from the *y*‐intercept of Figure [3](#adma201503604-fig-0003){ref-type="fig"}c.[36](#adma201503604-bib-0036){ref-type="ref"} The low barrier height indicates possible Fermi level pinning at the interface. The dielectric constant was almost identical to the value determined using single‐wave ellipsometry of a similarly deposited film (using the relation *ε* ~i~ = *n* ^2^).[37](#adma201503604-bib-0037){ref-type="ref"} A similar result was obtained from the estimation of the zero‐field Schottky barrier height using the plot of ln(*J*/*T* ^2^) as a function of 1000/*T* at the low field region (40--640 kV cm^--1^), as noted in Figure S4 (Supporting Information).[38](#adma201503604-bib-0038){ref-type="ref"} The addition of a thin Ta~2~O~5~ layer with its larger bandgap should make Schottky emission over the barrier negligible at the temperatures used to test the TLTB device. As anticipated, the transport mechanism in the TLTB device more resembled tunneling, as indicated by the significantly weaker temperature dependence of the current. When the applied electric field was sufficiently high (\>1.4 MV cm^--1^), the dependence of current on field mimicked that of Fowler--Nordheim tunneling, as shown in Figure [3](#adma201503604-fig-0003){ref-type="fig"}d. The effective equivalent single‐layer barrier height, ø~b~, under high electric field was ≈2.2 eV, as determined from the relation: $q\varnothing_{b}\, = \,\left( {- \,\frac{3eh}{8\pi\sqrt{2m^{*}}}K} \right)^{2/3}$ where *q* is the elementary charge, *h* is the Plank constant, *K* is the slope of the data plot, and *m*\* is the effective electron mass (fixed to 0.3 *m* ~0~).[39](#adma201503604-bib-0039){ref-type="ref"}, [40](#adma201503604-bib-0040){ref-type="ref"} The higher nonlinearity provided by the TLTB device was not surprising given its expected "crested" nature. The electron affinity of Ta~3~N~5~ is ≈4 eV,[33](#adma201503604-bib-0033){ref-type="ref"} which is larger than that generally reported for the middle Ta~2~O~5~ barrier layer (≈3.2 eV).[12](#adma201503604-bib-0012){ref-type="ref"}, [25](#adma201503604-bib-0025){ref-type="ref"}, [41](#adma201503604-bib-0041){ref-type="ref"} Thus, we expected the tunneling barrier provided by the TLTB devices to decrease not only in width but also in height, as predicted by Likharev[21](#adma201503604-bib-0021){ref-type="ref"} at high applied fields, leading to the much higher nonlinearity observed in the TLTB selectors. Based on the conduction model and experimental results, nonlinearity and current density values are represented as a function of film thickness in single TaN~1+*x*~ and TLTB devices in Figure [3](#adma201503604-fig-0003){ref-type="fig"}e.

![Electron transport of the single‐layer and trilayer barriers at various temperatures. Measured data from a) the 5 nm TaN~1+*x*~ single layer exhibit larger temperature dependence than that of b) a 3 nm TaN~1+*x*~/1 nm Ta~2~O~5~/3 nm TaN~1+*x*~ trilayer. c) The same data plotted in different formats show that the single‐layer barrier exhibits Schottky‐like thermionic emission fitted with a barrier height ≈0.6 eV, while d) the trilayer barrier resembles Fowler--Nordheim tunneling under sufficiently high field (\>1.4 MV cm^--1^ in the dotted box). e) Nonlinearity and current density as a function of film thickness.](ADMA-28-356-g003){#adma201503604-fig-0003}

A cell combining both TLTB and TaO*~x~* memristor layers was built and analyzed to demonstrate the feasibility of integration, as shown by the cross‐section STEM (scanning transmission electron microscope) micrograph and EELS (electron energy loss spectroscopy) line profiles for some key elements in **Figure** [**4**](#adma201503604-fig-0004){ref-type="fig"}a. Repeatable switching hysteresis loops obtained from the integrated cell are presented in Figure [4](#adma201503604-fig-0004){ref-type="fig"}b, showing nonlinear *i*--*v* characteristics for the ON state that contrast with the linear *i*--*v* relation for a "bare" TaO*~x~* memristor. The switching voltages in this integrated cell were significantly reduced compared with the externally wired 1S1R cell in Figure [2](#adma201503604-fig-0002){ref-type="fig"}a because of the higher resistance of the ON state of the memristor in the integrated cell. The reduced nonlinearity (≈100) in this integrated cell is attributed to the lower effective barrier height owing to the lower work function of the electrode material (*W* ~M~), in this case, Ta (4 \< *W* ~Ta~ \< 4.8 eV) or TiN (4.2 \< *W* ~Ta~ \< 4.5 eV) compared to Pt (*W* ~Pt~ ≈ 5.5 eV). In addition, the inert Pt electrode can alleviate the formation of an interfacial layer during an ALD or sputtering process. TiN or Ta electrodes may further reduce the effective barrier height, due to the formation of an interfacial layer, which results in an increased charge injection and diminished non­linearity as shown in Figure S3 (Supporting Information).

![Integrated 1S1R cell. a) STEM bright field image and EELS line profiles of the cross‐section of the integrated cell. b) The typical quasi‐DC switching *i--v* loops of the integrated cell. The inset to panel (b) has the same data in a semilog plot.](ADMA-28-356-g004){#adma201503604-fig-0004}

Scalability and device variability are concerns because of the increased number of processes and film stacks with various thicknesses and compositions. The nonlinearity and variability (device to device) of the TLTB selector did not deteriorate when scaled down to 40 nm diameter (Figures S5 and S6, Supporting Information). However, the current level at a given voltage was also largely scaled down, which has to be solved by further optimizing materials and processes.

In summary, only moderate *i*--*v* nonlinearities were obtained with single‐layer tunnel barriers, while a significant increases in the nonlinearities were demonstrated by all ALD grown TaN~1+*x*~/Ta~2~O~5~/TaN~1+*x*~ TLTBs. With the TLTB, both the barrier height and effective width were reduced simultaneously under high voltage bias, yielding a significantly larger nonlinearity exceeding 10 000 without any forming or conditioning process. High endurance (\>10^8^), low variability, and low temperature dependence were also observed with TLTBs. The feasibility of using this selector with a typical memristor has been demonstrated by externally wiring the selector to a discrete memristor as well as by physically integrating them into a multilayered 1S1R cell.

Experimental Section {#adma201503604-sec-0020}
====================

*Device Fabrication*: Devices were fabricated on thermally grown 200 nm thick SiO~2~ on a Si substrate. Various thin films were deposited by remote plasma enhanced ALD using (*t*‐butylimido)tris(dimethylamido)tantalum (TBTMET, SAFC Hitech) as a metal organic precursor. Mixed N~2~:H~2~ (40:1 SCCM) gas or NH~3~ (50 SCCM) was adopted as a reactant gas on purpose to change the physical properties of thin film devices. O~2~ (50 SCCM) plasma ALD process was used for creating the Ta~2~O~5~ barrier layer. ALD cycle and conditions for TaN*~x~* and Ta~2~O~5~ films are represented in Table S1 of the Supporting Information. Growth temperature was varied from 300 to 400 °C. For the cross‐point device, a 20 nm thick electron‐beam evaporated Pt ribbon was used as the bottom electrode, for which a very thin (≈1 nm) Ta film was used as the adhesion layer. Blanket thin film tunnel barriers were grown by ALD on top of the bottom electrode ribbon, and then a Pt top electrode was deposited by electron‐beam evaporation through a shadow mask forming cross‐point junction device.

*Characterization*: The four‐terminal *i--v* characteristics of the devices were measured using a semiconductor parameter analyzer (HP‐4156), which can extract the actual voltage drop on the device from the total applied voltage. A quasi‐DC voltage sweep was applied to the top electrode with the bottom contact grounded at ambient temperature in all the electrical measurements. The crystallinity of the films was analyzed using an X‐ray diffractometer. The bandgap of the TaN*~x~* films was determined optically by UV--vis absorption spectroscopy. The atomic concentrations and contaminants in the TaN*~x~* thin film were measured by Rutherford backscattering spectroscopy and X‐ray photoelectron microscopy, which revealed the mixed N~2~:H~2~ reactant gas may lead to slightly more N concentration in the film, while the NH~3~ reactant gas results in a few percent C impurity in the nitride film.The aberration‐corrected STEM/EELS analysis was performed using a FEI Titan transmission electron microscopy at an accelerating voltage of 300 KV.
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